



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/523,379

12/14/2005

Mark J Childs

GB 020124

3728

24737

7590

07/11/2008

PHILIPS INTELLECTUAL PROPERTY & STANDARDS

P.O. BOX 3001

BRIARCLIFF MANOR, NY 10510

EXAMINER

MCCOMMAS, STUART S

ART UNIT

PAPER NUMBER

2629

MAIL DATE

DELIVERY MODE

07/11/2008

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/523,379	<b>Applicant(s)</b> CHILDS ET AL.	
	<b>Examiner</b> Stuart McCommas	<b>Art Unit</b> 2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 24 April 2008.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-16 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-16 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)          | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

## DETAILED ACTION

### ***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1, 2, 5 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sanford et al. (United States Patent 6,734,636), hereinafter referenced as Sanford, in view of Koyama (United States Patent Application Publication 2001/0002703), hereinafter referenced as 703.

Regarding claim 1, Sanford discloses an active matrix electroluminescent display device comprising an array of display pixels, each pixel comprising: an electroluminescent display element; an amorphous silicon or microcrystalline silicon first drive NMOS transistor connected between the anode of the display element and a power supply line; a storage capacitor between the anode of the display element and the gate of the first drive transistor; and an amorphous silicon or microcrystalline silicon second drive NMOS transistor for supplying a holding voltage to the anode of the display element. Specifically Sanford discloses an OLED display with pixels where each pixel comprises:

an electroluminescent display element or OLED 320 exhibited in figure 3;

an amorphous silicon drive NFET Q303 connected between the anode of the OLED 320 and a power supply line exhibited in figure 3 and disclosed in column 1 lines 13-40.

a storage capacitor CS310 between the anode of the OLED 320 and the gate of the first drive transistor Q303 exhibited in figure 3;

an amorphous silicon drive NFET Q302 for supplying a holding voltage to the anode of the OLED 320 exhibited in figure 3 and disclosed in column 1 lines 13-40 and in column 6 lines 10-67.

However Sanford fails to disclose a transistor directly connected to the anode of the display element.

However the examiner maintains that it was well known in the art to provide a transistor directly connected to the anode of the display element, as taught by 703.

In a similar field of invention 703 discloses a second transistor (1409) that is directly connected to the anode of the display element (paragraph 67; paragraph 118; paragraph 124; paragraphs 155-158; figure 4A; figures 7A-7B).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sanford by specifically providing a transistor directly connected to the anode of the display element for the purpose of improving the quality of the display by compensating for any decrease in the number of gradations (paragraphs 43-45).

Regarding claim 2, Sanford and 703, the combination discloses everything as applied above, in addition Sanford discloses wherein the second drive transistor is connected between the power supply line and the anode of the display element. Specifically Sanford discloses that the second drive transistor Q302 is connected between the power supply line and the anode of the OLED 320 exhibited in figure 3.

Regarding claim 5, Sanford and 703, the combination discloses everything as applied above (see claim 1), in addition Sanford discloses that the gate of the first drive transistor Q303 is coupled to data line 340 through address transistor Q301 exhibited in figure 3 and disclosed in column 6 lines 10-67.

Regarding claim 5, Sanford and 703, the combination discloses everything as applied above (see claim 2), in addition Sanford discloses that the gate of the first drive transistor Q303 is coupled to data line 340 through address transistor Q301 exhibited in figure 3 and disclosed in column 6 lines 10-67.

Regarding claim 15, Sanford and 703, the combination discloses everything as applied above, in addition Sanford discloses wherein a cathode of the EL display

element is directly connected to a relative ground or low voltage (column 6 lines 22-48; figure 3).

3. Claims 3-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sanford in view of 703 and further in view of Koyama et al. (United States Patent Application Publication 2001/0043168), hereinafter referenced as Koyama.

Regarding claim 3, Sanford and 703, the combination discloses everything as applied above, however the combination fails to disclose wherein the second drive transistor is connected between a second power supply line and the anode of the display element.

However the examiner maintains that it was well known in the art to provide wherein the second drive transistor is connected between a second power supply line and the anode of the display element, as taught by Koyama.

In a similar field of invention Koyama discloses a display device. Further Koyama discloses that a second drive transistor 4406 is connected between a second power supply line VY1 and the anode of the display element 4414 disclosed in paragraph 131 and in paragraph 133 and in paragraph 149 and exhibited in figure 2.

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sanford and 703 with Koyama by specifically providing wherein the second drive transistor is connected between a second power supply line and the anode of the display element for the purpose of allowing each pixel

to use multiple power lines to decrease the length of power lines required for the display.

Regarding claim 4, Sanford, 703 and Koyama, the combination discloses everything as applied above (see claim 3), further Koyama discloses that a second drive transistor 4406 is connected between a second power supply line VY1 and the anode of the display element 4414 where the second power supply line is shared between a row of pixels disclosed in paragraph 149 and exhibited in figure 2.

Regarding claim 5, Sanford, 703 and Koyama, the combination discloses everything as applied above (see claim 3), in addition Sanford discloses that the gate of the first drive transistor is coupled to a data signal line through an address transistor. Specifically Sanford discloses that the gate of the first drive transistor Q303 is coupled to data line 340 through address transistor Q301 exhibited in figure 3 and disclosed in column 6 lines 10-67.

Regarding claim 5, Sanford, 703 and Koyama, the combination discloses everything as applied above (see claim 4), in addition Sanford discloses that the gate of the first drive transistor is coupled to a data signal line through an address transistor. Specifically Sanford discloses that the gate of the first drive transistor Q303 is coupled to data line 340 through address transistor Q301 exhibited in figure 3 and disclosed in column 6 lines 10-67.

Regarding claim 6, Sanford and 703, the combination discloses everything as applied above, however the combination fails to disclose wherein the data signal line comprises a column conductor shared between pixels in a column of the array.

However the examiner maintains that it was well known in the art to provide wherein the data signal line comprises a column conductor shared between pixels in a column of the array, as taught by Koyama.

In a similar field of invention Koyama discloses a display device. Further Koyama discloses that the data signal line  $S_n$  is a column conductor shared between the pixels of a column of the array of pixels disclosed in paragraph 149 and exhibited in figure 2.

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sanford and 703 with Koyama by specifically providing wherein the data signal line comprises a column conductor shared between pixels in a column of the array for the purpose of allowing the pixels to be arranged in rows and columns to display an image.

Regarding claim 7, Sanford, 703 and Koyama, the combination discloses everything as applied above, in addition 703 discloses that the gate of the address transistor (1401) is coupled to a row conductor shared between pixels in a row of the array (figures 2-3; figure 4A).



4. Claims 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sanford in view of 703 and further in view of Yamazaki et al. (United States Patent Application Publication 2002/0105040), hereinafter referenced as Yamazaki.

Regarding claim 6, Sanford and 703, the combination discloses everything as applied above, further Sanford discloses first and second drive transistors (figures 2-3), however the combination fails to disclose microcrystalline silicon TFTs comprising silicon crystallites of size 40 nm-140 nm in an amorphous silicon matrix.

However the examiner maintains that it was well known in the art to provide microcrystalline silicon TFTs comprising silicon crystallites of size 40 nm-140 nm in an amorphous silicon matrix, as taught by Yamazaki.

In a similar field of invention Yamazaki discloses microcrystalline silicon TFTs comprising silicon crystallites of size 20 nm to 70 nm which is within the range of 40 nm-140 nm in an amorphous silicon matrix (paragraphs 43-44; paragraph 82; paragraph 144; figure 1; figures 2A-2B).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sanford and 703 with Yamazaki by specifically providing microcrystalline silicon TFTs comprising silicon crystallites of size 40 nm-140nm in an amorphous silicon matrix for the purpose of producing a display with TFTs easily and reliably (paragraph 11).

5. Claims 9-13 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sanford in view of 703 and further in view of Shimoda (United States Patent 6,809,706), hereinafter referenced as Shimoda.

Regarding claim 9, Sanford discloses a method of driving the pixels of an active matrix electroluminescent display device comprising an array of display pixels each having an electroluminescent display element, the method comprising: holding the voltage across the display element by applying a holding voltage through a first amorphous silicon or microcrystalline silicon NMOS transistor; while holding the voltage across the display element, storing a desired gate-source voltage on a storage capacitor connected between the gate and source of the second transistor, the gate-source voltage corresponding to a desired source-drain current for driving the display element; removing the holding voltage from the display element; and driving the desired source-drain current through the electroluminescent display element. Specifically Sanford discloses a method for driving an EL display with pixels with EL display elements comprising:

holding the voltage across an OLED 320 by applying a voltage through a first amorphous silicon NMOS transistor Q302 disclosed in column 6 lines 16-35 and exhibited in figure 3.

storing a desired gate-source voltage on a storage capacitor Cs310 connected between the gate and source of the second transistor Q303, the gate-source voltage

Art Unit: 2629

corresponding to a desired source-drain current for driving the OLED 320 disclosed in column 6 lines 16-67 and exhibited in figure 3.

removing the voltage from the OLED 320 disclosed in column 6 lines 30-35.

driving the desired source-drain current through the OLED 320 disclosed in column 6 lines 41-48.

However Sanford fails to disclose directly connected to an anode of the electroluminescent display element, and the holding voltage holding the source voltage of a second amorphous silicon or microcrystalline silicon NMOS transistor.

However the examiner maintains that it was well known in the art to provide directly connected to an anode of the electroluminescent display element, and the holding voltage holding the source voltage of a second amorphous silicon or microcrystalline silicon NMOS transistor, as taught by 703 and Shimoda, respectively.

In a similar field of invention 703 discloses a second transistor (1409) that is directly connected to the anode of the display element (paragraph 67; paragraph 118; paragraph 124; paragraphs 155-158; figure 4A; figures 7A-7B).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sanford with 703 by specifically providing a transistor directly connected to the anode of the display element for the purpose of improving the quality of the display by compensating for any decrease in the number of gradations (paragraphs 43-45).

In a similar field of invention Shimoda discloses a drive circuit for a display device. Shimoda further discloses that a voltage supplied from a transistor Tr1 to a capacitor C1 holds the gate-source voltage of a second NMOS transistor Tr2 exhibited in figure 12A and disclosed in column 4 lines 19-20 and in column 7 lines 61-64.

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sanford with Shimoda by specifically providing the holding voltage holding the source voltage of a second amorphous silicon or microcrystalline silicon NMOS transistor for the purpose of allowing the OLED to display a portion of an image properly.

Regarding claim 10, Sanford, 703 and Shimoda, the combination discloses everything as applied above (see claim 9), further Sanford discloses wherein the desired source-drain current is driven through the second transistor by applying a first power supply voltage to the second transistor. Specifically Sanford discloses that the desired source-drain current is driven through the second transistor Q303 by applying a first power supply voltage Vdd to the transistor disclosed in column 6 lines 34-48.

Regarding claim 11, Sanford, 703 and Shimoda, the combination discloses everything as applied above (see claim 10), further Sanford discloses wherein the first power supply voltage is not applied to the second transistor while the voltage across the display element is held. Specifically Sanford discloses that the first power supply voltage Vdd is not applied to the second transistor Q303 while the voltage across the OLED is held constant disclosed in column 6 lines 30-34.

Regarding claim 12, Sanford, 703 and Shimoda, the combination discloses everything as applied above (see claim 11), further Sanford discloses wherein the first power supply voltage and the holding voltage are provided by a shared power supply line. Specifically Sanford discloses that first power supply voltage and the holding voltage on the capacitor Cs310 are provided by a shared power supply line Vdd exhibited in figure 3 and disclosed in column 6 lines 34-38 and in column 4 lines 58-62.

Regarding claim 13 (as dependent from claim 9), Sanford, 703 and Shimoda, the combination discloses everything as applied above (see claim 9), further Sanford discloses wherein storing a desired gate-source voltage on a storage capacitor comprises coupling data from a data signal line to the storage capacitor through an address transistor. Specifically Sanford discloses that storing a desired gate-source voltage on storage capacitor Cs310 is done by coupling data from a data signal line 340 to the storage capacitor Cs310 through an address transistor Q301 exhibited in figure 3 and disclosed in column 6 lines 16-40.

Regarding claim 13 (as dependent from claim 10), Sanford, 703 and Shimoda, the combination discloses everything as applied above (see claim 10), further Sanford discloses wherein storing a desired gate-source voltage on a storage capacitor comprises coupling data from a data signal line to the storage capacitor through an address transistor. Specifically Sanford discloses that storing a desired gate-source voltage on storage capacitor Cs310 is done by coupling data from a data signal line 340 to the storage capacitor Cs310 through an address transistor Q301 exhibited in figure 3 and disclosed in column 6 lines 16-40.

Regarding claim 13 (as dependent from claim 11), Sanford, 703 and Shimoda, the combination discloses everything as applied above (see claim 11), further Sanford discloses wherein storing a desired gate-source voltage on a storage capacitor comprises coupling data from a data signal line to the storage capacitor through an address transistor. Specifically Sanford discloses that storing a desired gate-source voltage on storage capacitor Cs310 is done by coupling data from a data signal line 340 to the storage capacitor Cs310 through an address transistor Q301 exhibited in figure 3 and disclosed in column 6 lines 16-40.

Regarding claim 13 (as dependent from claim 12), Sanford, 703 and Shimoda, the combination discloses everything as applied above (see claim 12), further Sanford discloses wherein storing a desired gate-source voltage on a storage capacitor comprises coupling data from a data signal line to the storage capacitor through an address transistor. Specifically Sanford discloses that storing a desired gate-source voltage on storage capacitor Cs310 is done by coupling data from a data signal line 340

to the storage capacitor Cs310 through an address transistor Q301 exhibited in figure 3 and disclosed in column 6 lines 16-40.

Regarding claim 16, Sanford, 703 and Shimoda, the combination discloses everything as applied above, in addition Sanford discloses wherein a cathode of the EL display element is directly connected to a relative ground or low voltage (column 6 lines 22-48; figure 3).

6. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sanford in view of 703 and further in view of Yamazaki.

Regarding claim 14, Sanford discloses an OLED display with pixels where each pixel comprises:

- an electroluminescent display element or OLED 320 exhibited in figure 3;

- an amorphous silicon drive NFET Q303 connected between the anode of the OLED 320 and a power supply line exhibited in figure 3 and disclosed in column 1 lines 13-40.

- a storage capacitor CS310 between the anode of the OLED 320 and the gate of the first drive transistor Q303 exhibited in figure 3;

- an amorphous silicon drive NFET Q302 for supplying a holding voltage to the anode of the OLED 320 exhibited in figure 3 and disclosed in column 1 lines 13-40 and in column 6 lines 10-67, where the gate of the first drive transistor Q303 is coupled to data line 340 through address transistor Q301 exhibited in figure 3 and disclosed in

column 6 lines 10-67, the first and second drive transistors are TFTs exhibited in figure 3.

However Sanford fails to disclose a transistor directly connected to the anode of the display element and microcrystalline silicon TFTs comprising silicon crystallites of size 40 nm-140 nm in an amorphous silicon matrix.

However the examiner maintains that it was well known in the art to provide a transistor directly connected to the anode of the display element and microcrystalline silicon TFTs comprising silicon crystallites of size 40 nm-140 nm in an amorphous silicon matrix, as taught by 703 and Yamazaki, respectively.

In a similar field of invention 703 discloses a second transistor (1409) that is directly connected to the anode of the display element (paragraph 67; paragraph 118; paragraph 124; paragraphs 155-158; figure 4A; figures 7A-7B).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sanford by specifically providing a transistor directly connected to the anode of the display element for the purpose of improving the quality of the display by compensating for any decrease in the number of gradations (paragraphs 43-45).

In a similar field of invention Yamazaki discloses microcrystalline silicon TFTs comprising silicon crystallites of size 20 nm to 70 nm which is within the range of 40 nm-140 nm in an amorphous silicon matrix (paragraphs 43-44; paragraph 82; paragraph 144; figure 1; figures 2A-2B).



Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sanford and 703 with Yamazaki by specifically providing microcrystalline silicon TFTs comprising silicon crystallites of size 40 nm-140nm in an amorphous silicon matrix for the purpose of producing a display with TFTs easily and reliably (paragraph 11).

### ***Response to Arguments***

7. Applicant's arguments with respect to claims 1-13 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stuart McCommas whose telephone number is (571)270-3568. The examiner can normally be reached on Monday-Friday 9 AM to 5 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Alexander Eisen can be reached on (571)272-7687. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Stuart McCommas  
Patent Examiner  
Art Unit 2629

SSM

/Alexander Eisen/  
Supervisory Patent Examiner, Art Unit 2629